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ABSTRACT 
 
Pico-Satellite Integrated System Level Test Program 
 
Marcus A. Ruddy 
 
Testing is an integral part of a satellite’s development, requirements verification and risk 
mitigation efforts.  A robust test program serves to verify construction, integration and 
assembly workmanship, ensures component, subsystem and system level functionality 
and reduces risk of mission or capability loss on orbit. 
The objective of this thesis was to develop a detailed test program for pico-satellites with 
a focus on the Cal Poly CubeSat architecture.  The test program established a testing 
baseline from which other programs or users could tailor to meet their needs.  Inclusive 
of the test program was a detailed decomposition of discrete and derived test 
requirements compiled from the CubeSat and Launch Vehicle communities, military 
guidelines, and industry standards.  The test requirements were integrated into a 
methodical, efficient and risk adverse test flow for verification. 
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1 Introduction 
The verification process is a fundamental systems engineering process required for the success of 
spacecraft design, fabrication and mission life cycle.  As spacecraft in flight are not recoverable 
or repairable, a rigorous verification process will ensure the spacecraft performs as designed 
reducing the risk of on orbit failure from loss of equipment or mission capability.  A combination 
of verification methods are used at various spacecraft assembly levels.  This thesis will focus on 
the system level verification method of testing, providing requirements decomposition, test 
requirement definition and the recommended test execution phases. 
1.1 Purpose and Scope 
This thesis documents a pico-satellite test program, using the CubeSat Project as a baseline, with 
the structure necessary to provide evidence of requirements verification.  It will provide the 
appropriate test requirements decomposed from the CubeSat system requirements.  This 
document will also detail the recommended test phases and flow where tests should be executed.  
This will help provide an initial baseline for tracking on-orbit performance versus pre-launch 
capabilities. 
1.2 CubeSat Program 
The CubeSat Program is a collaborative effort between California Polytechnic State University, 
San Luis Obispo (Cal Poly), and Stanford University’s Space Systems Development Laboratory 
(SSDL).  The purpose of the program is to establish a standard pico-satellite design which 
reduces cost and development time to increase accessibility to space.  Since the CubeSat Program 
was started in 1999, it has grown to include hundreds of universities, high schools and private 
firms.  CubeSats also incorporate scientific, private and government payloads.  The CubeSat 
Program consists of three main components, the CubeSat, the Poly Pico-satellite Orbital Deployer 
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(PPOD) and the Launch Vehicle (LV).  Figures 1 through 4 show a CubeSat, PPOD, LV and 
PPOD integration scheme into a LV, respectively. 
The primary mission of the CubeSat Program is to provide access to space for small payloads.  A 
CubeSat contains a payload which demonstrates a new technology or provides tools for scientific 
research.  Figure 1 shows multiple CubeSats.  Cal Poly is the developer of the PPOD which 
interfaces with the LV and deploys the CubeSats.  The primary mission of the PPOD is to ensure 
the safety and protection of the CubeSats, LV and the LV’s primary payload.  Figure 2 depicts a 
PPOD and Figure 4 depicts one method for PPOD integration into the LV.  The LV provides the 
Certification of Flight Readiness (CoFR) for each PPOD allowing them to fly on National 
Aeronautics and Space Administration (NASA) Expendable Launch Vehicle (ELV) missions.  
Figure 3 depicts a representative LV launch. 
 
Figure 1:  CubeSat Examples 
Figure courtesy of www.cubesat.org 
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Figure 2:  PPOD Example 
Figure courtesy of www.cubesat.org 
 
 
Figure 3:  LV Example 
Figure courtesy of www.cubesat.org 
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Figure 4:  PPOD Integrated to LV 
Figure courtesy of www.cubesat.org 
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1.3 Systems Engineering Approach 
Systems engineering is an interdisciplinary approach and means to enable the realization of 
successful systems [11].  Systems engineering emerged as a way to effectively manage 
complexity and change in systems.  Systems engineering takes stakeholder needs, which are often 
broad in scope and unbounded, and decompose them into actionable, verifiable requirements.  
This ensures the system is built correctly and the right system is built to meet the stakeholder’s 
needs.  Driving the verification process is one core function of systems engineering. 
1.4 Verification Method 
The purpose of the verification process is to prove all requirements are satisfied by the system.  
Figure 5 demonstrates the verification process [11]. 
 
 
Figure 5:  Verification Process 
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Components, subsystems and systems are verified against the baseline requirements and the 
information is maintained in the Requirements Verification Traceability Matrix (RVTM).  
Verification ensures components, subsystems and systems meet their intended function and 
performance allocations and will maintain their capabilities through the life cycle.  Verification 
methods include: 
• Analysis:  Perform modeling, simulation and/or statistical evaluation and analyzing the 
results.  Determine qualitative and quantitative properties and performance by studying 
and examining engineering drawings, software/hardware flow diagrams, specifications or 
other documentation.  Analysis techniques include interpretations or 
interpolation/extrapolation of analytical or empirical data under defined conditions, or 
reasoning to show compliance with requirement. 
• Inspection:  Investigation, without the use of special laboratory appliances or procedures, 
to determine compliance with requirements.  Inspection may be accomplished by visual 
inspections of previous test data, test procedures, specifications or drawings to determine 
quantitative and/or qualitative properties of the hardware such as dimensional 
requirements, tolerances, workmanship, identification and envelopes. 
• Demonstration:  Exercising or operating the system or a part of the system without the 
aid of any special test equipment as in the case of a test.  Sufficient data for requirements 
verification can be obtained by observing functional operation of the system or a part of 
the system. 
• Similarity:  Used in combination with another verification method, usually analysis, to 
show that the component is similar to another that has already been qualified to 
equivalent or more stringent criteria. 
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• Test:  Exercising or operating the system or a part of the system in order to measure 
specific responses using specialized instrumentation that is not an integral part of the 
system being verified.  Test may require the system to be active and subjected to 
controlled conditions that represent real or simulated operational parameters.  The test 
method by its nature generates data, which is recorded by the instrumentation, test 
equipment or procedures.  Analysis or review is performed on the data derived from the 
testing.  This analysis is an integral part of this method and should not be confused with 
the analysis method described above. 
Verification activities are determined and documented during the design and requirements 
definition phase of the program.  Requirements are often verified using a combination of methods 
such as analysis and test or analysis and inspection.  Verification activities can be performed at 
various levels of the system’s assembly from components to fully integrated systems.  It is more 
cost efficient to perform verification activities at lower assembly levels to enable detection of 
manufacturing defects, assembly or process errors, or unit underachieving performance 
requirements.  This allows for a reduction in the amount of rework, disassembly or risk if a 
component fails.  Verification activities are documented in detailed analysis, test or qualification 
plans and procedures. 
1.5 Test Requirement Verification 
Test requirements are established for design, performance and manufacturing verification 
(qualification) and for product verification (acceptance).  A combination of test methods at levels 
of product assembly ranging from components through the fully assembled vehicle will be 
selected to prove design margins, validate manufacturing processes and verify products are free 
of latent defects [9].  There are also designations for specific types of tests which include: 
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• Acceptance Test:  Conducted prior to transition such that the customer can decide that 
the system is ready to change ownership status from supplier to acquirer. 
• Development Test:  Conducted on new items to demonstrate proof of concepts of 
feasibility. 
• Operational Test:  Conducted to verify the item meets its specification requirements 
when subjected to the actual operational environments. 
• Protoflight Test:  Applied when no qualification hardware is available.  Used to prove 
the design on the first article produced has a predetermined margin above expected 
operating conditions but typically less then qualification levels. 
• Qualification Test:  Tests are conducted to prove the design on the first article produced, 
has a predetermined margin above expected operating conditions, for instance by using 
elevated environmental conditions for hardware. 
It should be noted that acceptance tests, inspections and procedures shall be developed for 
hardware ranging from units through integrated systems.  The verification objective is to 
demonstrate that flight items are free of defects and integration errors and are ready for 
operational use.  This phase also includes recertification in case the flight configuration is 
disassembled due to failure or repair actions [9]. 
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2 Requirements Decomposition 
2.1 Stakeholder Requirements 
In order to determine the system requirements, and subsequently the test requirements, we must 
first analyze all requirements to determine how they flow through the system and how they will 
be verified.  System requirements come either directly or indirectly (decomposed) from the 
stakeholder requirements.  Stakeholders are any individual or organization with a legitimate 
interest in the system.  Typical stakeholders include operators, enterprise decision-makers, parties 
to the agreement, regulatory bodies and society-at-large [11].  In the case of the CubeSat 
Program, stakeholder examples include the Cal Poly students and payload designers, CubeSat 
Program investors and leadership and NASA ELV. 
Once the stakeholder requirements have been documented, the requirements analysis process can 
begin.  This process reviews, assesses and prioritizes all stakeholder and derived requirements, 
including constraints, to develop the functional and performance requirements by which the 
system will be designed and built to satisfy.  The CubeSat Program has two primary requirement 
documents: 
• CubeSat Design Specification (CDS) 
• Program Level Poly Picosatellite Orbital Deployer (PPOD) and CubeSat Requirements 
Document (CRD) by the Launch Services Program 
It should be noted these are not the only requirements for the CubeSat Program.  If additional 
stakeholder requirements are levied they should be incorporated into this document.  One prime 
example is the requirements detail in an Interface Control Document (ICD).  ICDs are used to 
define interfaces between systems.  As many ICDs are unique to specific pico-satellites, payloads 
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and LVs, they often require Non-Disclosure Agreements (NDA).  As a result, they could not be 
included in this document. 
With the high level system requirements defined, requirements decomposition may begin.  
Requirements decomposition is the act of allocating system performance and functional 
requirements to subsystems and components.  An example would be to allocate a system level 
imaging requirement to the Attitude Control Subsystem (ACS), Command & Data Handling 
Subsystem (C&DH) and Payload.  Figure 6 demonstrates this simple example with a block 
diagram structure. 
 
Figure 6:  Requirement Decomposition Example 
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2.2 Program Requirements 
In addition to stakeholder requirements, there are program requirements.  Program requirements 
are those levied on the program by the corporation, leadership, individuals or industry and are 
meant to establish standards of practice and ensure personnel safety.  Examples of these types of 
requirements are the ISO 9001 requirements.  ISO 9001 establishes processes for documentation 
and quality management which can be followed by any company or program.  Since the CubeSat 
Program uses NASA LVs as a means of space access, other specifications, standards and 
requirements should be taken into account during the requirements decomposition process. 
MIL-STD-1540D, Product Verification Requirements for Launch, Upper Stage, and Space 
Vehicles, is a standard developed by the Department of Defense to provide guidance on 
requirement allocation, verification methodologies, testing and risk management.  Adherence to 
the processes in MIL-STD-1540D involves performing various tasks in different program phases 
applying a bottom-up verification process from unit to system level.  This document includes the 
processes specific to system level verification and acceptance testing as detailed in MIL-STD-
1540D to ensure compliance. 
For the Cal Poly CubeSat, most requirements have already been decomposed into subsystem and 
component requirements and therefore will not be duplicated here.  Once the requirements have 
been properly decomposed the verification method can be derived. 
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3 Requirement Verification Methods 
3.1 Program Tailoring 
The intent of this document is to provide a general yet structured method for verifying pico-
satellite system level test requirements.  This document should be tailored to reflect the hardware, 
mission objectives, risk posture, complexity and other characteristics specific to each pico-
satellite.  Examples of tailoring include additional testing of redundant systems, extensive 
deployable mechanism or modified shock level due to using a different LV. 
3.2 CDS Verification Methods 
The CubeSat Design Specification (CDS) lists the system level requirements each CubeSat must 
meet.  Using the guidelines in Section 1.4 for verification method definitions of Analysis, 
Demonstration, Inspection and Test, Table 1 details the verification method used for each 
requirement of the CDS.  As the verification method of Similarity is only used in specific 
instances, it is omitted from the verification methods used.  The table references the section (or 
requirement) numbers and denotes the verification method abbreviated as A, D, I and T.  As a 
reminder, it is possible for requirements to have multiple verification methods.  Any number that 
is only a section heading will not have a verification method and will be denoted as not applicable 
(N/A). 
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Table 1:  CDS Verification Methods 
Verification Method Section 
Number A D I T N/A 
1.     X 
1.1     X 
1.2     X 
1.3     X 
1.4     X 
2.     X 
2.1     X 
2.1.1   X   
2.1.2    X  
2.1.3   X   
2.1.4   X   
2.1.4.1 X     
2.1.5 X     
2.1.6   X   
2.1.7     X 
2.1.7.1   X X  
2.1.7.2   X X  
2.1.7.3     X 
2.1.8   X   
2.1.8.1     X 
2.2     X 
2.2.1     X 
2.2.2   X   
2.2.3   X   
2.2.4   X   
2.2.5   X   
2.2.5.1   X   
2.2.6   X   
2.2.7  X X   
2.2.8   X   
2.2.9   X   
2.2.10    X  
2.2.11   X   
2.2.12   X   
2.2.13   X   
2.2.13.1   X   
2.2.13.2   X   
2.2.14     X 
2.2.15    X  
2.2.16    X  
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Table 1:  CDS Verification Methods 
Verification Method Section 
Number A D I T N/A 
2.2.17    X  
2.2.18     X 
2.2.19   X   
2.2.20   X   
2.2.21 X  X X  
2.2.21.1  X    
2.2.21.2    X  
2.2.21.3   X   
2.3     X 
2.3.1  X    
2.3.2  X    
2.3.2.1  X    
2.3.3   X   
2.3.3.1   X   
2.3.3.2   X   
2.3.4   X   
2.3.4.1   X   
2.3.4.1.1   X   
2.3.4.2  X    
2.3.4.3   X   
2.4     X 
2.4.1    X  
2.4.2    X  
2.4.3    X  
2.4.4   X   
2.4.4.1   X   
2.4.5 X     
2.4.5.1   X   
2.4.6  X X   
3.     X 
3.1    X  
3.2    X  
3.3   X   
3.4     X 
3.5    X  
3.6     X 
4.     X 
 
 
 15 
 
 
3.3 CRD Verification Methods 
The Program Level Poly Picosatellite Orbital Deployer (PPOD) and CubeSat Requirements 
Document (CRD) by the Launch Services Program list the system level requirements each 
CubeSat must meet to integrate to and fly aboard NASA LVs.  Using the guidelines in Section 
1.4 for verification method definitions of Analysis, Demonstration, Inspection and Test, Table 2 
details the verification method to be used for each requirement of the CRD.  As the verification 
method of Similarity is only used in specific instances, it is omitted from the verification methods 
used.  The table references the section (or requirement) numbers and denotes the verification 
method abbreviated as A, D, I and T.  As a reminder, it is possible for requirements to have 
multiple verification methods.  Any number that is only a section heading will not have a 
verification method and will be denoted as not applicable (N/A). 
As this document focuses on CubeSats and their testing specifically, requirements levied on the 
PPOD have been deemed not applicable.  Additionally, the CRD includes requirements on how to 
properly interface with NASA Launch Services Program (LSP) for processes and documentation.  
This has also been designated as not applicable. 
Table 2:  CRD Verification Methods 
Verification Method Section 
Number A D I T N/A 
1.     X 
1.1     X 
1.2     X 
1.3     X 
2.     X 
2.1     X 
2.2     X 
3.     X 
4.     X 
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Table 2:  CRD Verification Methods 
Verification Method Section 
Number A D I T N/A 
5.     X 
5.1     X 
5.1.1     X 
5.1.2     X 
5.1.3     X 
5.1.4     X 
5.1.5     X 
5.1.6     X 
5.1.7     X 
5.1.8     X 
5.1.9     X 
5.1.10     X 
5.1.11     X 
5.1.12     X 
6.     X 
6.1     X 
6.1.1     X 
6.1.2     X 
6.2     X 
6.2.1 X   X  
6.2.2 X   X  
6.2.3   X   
6.2.4   X   
6.2.5   X   
6.2.6   X   
6.2.7   X   
6.2.8   X   
6.2.9   X   
6.2.10    X  
6.2.11   X   
6.2.11.1   X X  
6.2.11.2   X   
6.2.12   X   
6.2.13 X     
6.2.14   X   
6.2.15   X   
6.3     X 
6.3.1     X 
6.3.2     X 
6.3.3     X 
6.3.4     X 
6.3.5     X 
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Table 2:  CRD Verification Methods 
Verification Method Section 
Number A D I T N/A 
6.3.6     X 
6.3.7     X 
6.3.8     X 
6.3.9     X 
6.3.10     X 
6.3.11     X 
6.3.12     X 
6.3.13     X 
6.3.13.1     X 
6.3.13.2     X 
6.3.14     X 
6.3.15     X 
6.4     X 
6.4.1     X 
6.4.2     X 
6.4.3     X 
6.4.4     X 
6.4.5     X 
6.4.6     X 
6.4.7     X 
6.4.8     X 
6.4.9     X 
6.4.10     X 
6.4.11     X 
6.4.12     X 
 
3.4 Test Verification Methods 
As this document will focus on the testing verification method, Table 3 compiles the 
requirements from the CDS and CRD which are to be verified by test.  These requirements are 
system level requirements meaning they apply to the CubeSat once assembled and therefore must 
be verified at the system level (e.g. environments).  However, it is often required, or otherwise 
advised, that individual components or subsystem pass performance and environmental testing 
prior to system integration to ensure success. 
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Table 3:  Requirements with Test Verification 
Verification Method 
Specification Section Number A D I T 
2.1.2       X 
2.1.7.1     X X 
2.1.7.2     X X 
2.2.10       X 
2.2.15       X 
2.2.16       X 
2.2.17       X 
2.2.21 X   X X 
2.2.21.2       X 
2.4.1       X 
2.4.2       X 
2.4.3       X 
3.1       X 
3.2       X 
CDS 
3.5       X 
6.2.1 X     X 
6.2.2 X     X 
6.2.10    X 
CRD 
6.2.11.1     X X 
 
In addition to the explicit requirements which must be verified by test, there are also implicit 
requirements, which test the function of the components, subsystems and system.  These are not 
performance based and are done to verify functionality, workmanship and interfaces.  Continuing 
the example used in Section 2.1 to illustrate this difference, the C&DH passes commands to the 
Payload to take a photograph, after which the Payload sends the image date back to the C&DH.  
A performance test would verify the quality of the picture, determine any system latency or 
 19 
 
understand the data transfer rate.  A functional test would be to verify a command was sent from 
C&DH and was received by the Payload.  It ensures workmanship of the system, verifying 
interfaces of the system like electronic connections or power transfer. 
Depending on the customer requirements, program processes, resource constraints and hardware 
availability the acceptance test flow can change.  Qualification testing is used in conjunction with 
acceptance testing to verify the CubeSat exceeds the expected operation environments.  However, 
when hardware is limited, the flight hardware can undergo protoflight testing which sets limit 
above acceptance test requirements but below qualification test requirements.  This is done to 
reduce the amount of stressing to the flight unit.  Figure 7 demonstrates the acceptance test flow 
as defined in LSP-REQ-317.01. 
 
 
Figure 7:  Acceptance Test Flow 
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4 Testing Methodology 
It is often preferred to perform testing at the lowest level possible.  While full performance and 
functional testing can occur at the fully integrate system level, it is often much more expensive 
and induces higher risk to the program.  Additionally, testing at lower levels may be required to 
induce the required stress to uncover design and workmanship flaws, something which may not 
be feasible at the system level.  As testing seeks to reduce risk of failure, finding critical errors at 
the system level after components have been designed, fabricated and integrated can be 
detrimental to the program’s cost and schedule.  Whereas identifying errors at the component 
level allows for design changes, component swaps or repairs with minimal impact.  This also 
reduces the necessity for personnel, time, support equipment and complicated testing.  Generally, 
performance testing occurs at the component and subsystem level while functional tests occur at 
the subsystem and system level.  The earlier testing and verification occurs the more successful a 
program will be. 
This document focuses on the system level testing which comprises functional and environmental 
testing.  It is assumed before a component is integrated into the system it meets the allocated 
performance requirements.  This ensures verified components are integrated into the system 
reducing risk and narrowing failure root cause analysis in the event of a system or component 
failure. 
4.1 Testing Phases 
There are often multiple phases of testing.  Phases define the CubeSat configuration and types of 
tests which will occur.  Table 4 defines the major testing phases. 
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Table 4:  Test Phases 
Test Phase Phase Description 
Receiving / Assembly Test Verify the integrity of flight hardware 
components prior to a complete SV 
assembly commitment. 
Preliminary Integrated System Test (PIST) Demonstrates the flight hardware, 
along with associated FSW, GSE and 
procedures are ready for BIST. 
Electromagnetic Interference / 
Compatibility Test (EMI / EMC) 
Demonstrates that, under normal 
operating conditions, the system 
components do not have 
electromagnetic interference (emission 
and susceptibility).  
Baseline Integrated System Test (BIST) Perform a complete integrated system 
test.  Results will be compared to FIST 
after environmental testing. 
Acoustic Test Demonstrates system performance 
after exposure to expected launch level 
acoustic environment.  This includes 
random vibration, sinusoidal vibration 
and shock environments. 
Thermal Vacuum Test (TVAC) Demonstrates the ability to withstand 
thermal environmental stressing. 
Final Integrated System Test (FIST) Demonstrates proper system 
performance post environmental 
testing.  Duplicate of BIST testing. 
Final Mechanical Deploys Demonstrates proper functionality of 
all mechanical deploying systems 
prior to launch. 
Factory Confidence Test (FCT) Abbreviated integrated system test 
performed to obtain a baseline of SV 
performance before shipping to the 
launch base.  Ideal for instances where 
the SV is stored prior to launch. 
Launch Base Confidence Test (LBCT) Performed to obtain an assessment of 
SV performance after shipping to the 
launch base.  Duplicate of the FCT 
Fueling and Encapsulation Load propellant on the SV and 
perform encapsulation of the SV in the 
PPOD and fairing. 
Post Mate Tests After mating to the LV, perform any 
final system tests (e.g. battery charge / 
discharge). 
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4.2 Test Verification Documentation 
It is important to properly document all testing requirements, activities and results.  This includes 
the tests to be performed, what requirement the test satisfies, the documentation used to perform 
each test, test roles and responsibilities and the associated results.  Appendix A will provide the 
guidelines for the recommended CubeSat system level test program.  Called the Test 
Requirements Document (TRD), it details the appropriate requirements to be tested and in what 
phase(s) they should be tested based on the guidelines establish to this point.  The TRD alone 
does not verify or validate the CubeSat is ready for flight, but is an integral part of demonstrating 
successful on-orbit function. 
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1 Purpose and Scope 
This document defines the detailed test requirements associated with vehicle test verification of a 
general pico-satellite space vehicle (SV) architecture from receiving and assembly testing through 
testing at the launch base.  Figure A1 demonstrates the SV test flow.  Table A1 denotes the 
phases within.  While all SVs may not require or accomplish every test phases shown, it 
represents a general flow for most SVs. 
 
 
Figure A1:  SV Test Flow 
 
Since each pico-satellite is unique, this document provides the test requirements for a general SV 
configuration.  Test requirement additions, omissions, updates or inclusions of specific payloads 
or components should be included to create a program specific version of this document.  As an 
example, updates based on the variation between payloads or additions to account for increases in 
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component or subsystem redundancy are obvious examples for document modifications.  
However, updates to include component standby states are less apparent but impose large impacts 
to system performance.  Depending on the pico-satellite’s concept of operation, components may 
be left on continuously to simplify designs or be placed into a limited power use standby state.  If 
a standby state is used, that functionality must be tested as failure will directly affect the power 
budget or mission capabilities. 
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2 Overview 
The Test Requirements Document (TRD) is the top-level SV test requirements document from 
which test plans, procedures and sequences are developed. 
The TRD is developed using material from several sources.  These sources include the CubeSat 
Design Specification (CDS) and Program Level Poly Picosatellite Orbital Deployer (PPOD) and 
CubeSat Requirements Document (CRD) by the Launch Services Program.  Most of the detailed 
test requirements contained herein are derived.  Some, however, flow from requirements 
specified in other program documentation.  In addition to the review of requirements documents, 
CubeSat architectures were reviewed for functional and interface requirements.  Where 
applicable, documentation with applicable test requirements should be evaluated for inclusion in 
the TRD. 
The TRD provide the system level test requirements necessary for test plan and procedure 
development.  Figure A2 illustrates the requirement verification documentation flow. 
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Figure A2:  Test Documentation Flow 
 
The TRD documents what SV test requirements, whether direct or derived, need be verified to 
ensure mission success.  It does not document how the requirements are verified.  The TRD 
requirements form the test structure and foundation for the various test plans and procedures used 
to perform the tests whereby requirements are verified.  Test requirements are either flowed 
directly to the TRD or derived through analytical, functional or workmanship requirements.  A 
SV’s ability to withstand launch loads is an example of a requirement flowed directly to the TRD, 
whereas the ability of the SV to provide power to components is a derived requirement for the 
verification of SV’s workmanship. 
In Figure A2, test plans are used to document how the specific tests will be accomplished 
including the location, test configuration, or any other pertinent information required for 
successful execution of the test.  While the TRD provides some of this information, the test plans 
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should be more in depth.  From the plans flow the test procedures, configuration drawings and 
requirements for ground support equipment (GSE) where applicable.  The EMI / EMC, Acoustic, 
and TVAC Test Plans document how those specific sets of requirements in the TRD will be 
verified, the SV and facility configuration and data to be collected.  The Acceptance Test Plan 
details how the requirements of PIST, BIST, FIST, FCT, and LBCT are verified. 
In addition to performing the test phases described, it is often required by some organizations to 
accumulate a minimum amount of operational time prior to launch over the course of the test 
program.  As this requirement is not specifically imposed, the more failure free performance 
testing accrued the better the architecture and components are understood thus simultaneously 
reducing the risk of on orbit failures.  This is especially critical when using non-space qualified 
hardware like many commercial off the shelf (COTS) products. 
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3 Test Documentation 
For the requirements stated in this document, the items described below will support testing. 
3.1 Documentation Change Process 
Specification or documentation changes should be captured and controlled to ensure proper 
requirements verification.  As specifications document the requirements for a system, any update 
or change should be reviewed for impacts to existing designs, procedures, processes or tests.  
Documentation should use and reference the latest version of all applicable documents upon 
release and be reviewed as part of the documentation change process.  Having a regimented 
document change process will ensure all designs, tests and personnel are working to the latest set 
of requirements. 
3.2 Test Segment 
Portions of testing can be performed via automated test sequences, referred to as test segments.  A 
test segment is software code designed to execute specific system functionality and collect data to 
support verifying requirements. 
3.3 Test Procedures 
SV testing will be performed via controlled test procedures.  Test procedures and changes will be 
managed by each pico-satellite program.  Test procedures are used to document the exact process 
used to configure, test and de-configure the SV.  It also will serve as the documentation record for 
test data, notes, process changes or updates and witnessed anomalies. 
3.4 Test Discrepancies 
All anomalous test results will be documented in accordance with the individual pico-satellite 
program.  While there are many ways to accomplish the documentation of test discrepancies it is 
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recommended they be included in or attached to the as run test procedure as well as detailed in a 
program database. 
While performing tests, it is important to catalog the test configuration, steps taken and any 
observables during the test discrepancy.  Additionally, it is paramount that the test configuration 
remains intact and unchanged after the failure or discrepancy.  The only exception would be to 
alter the configuration to ensure safety of all personnel.  This precludes the potential for an 
unverified failure.  An unverified failure is a discrepancy which cannot be duplicated making the 
cause or trigger unknown.  Unverified failures add considerable risk to the system as the root 
cause cannot be determined.  Proper documentation and freezing of the test configuration greatly 
accelerate troubleshooting and limit the chance of an unverified failure occurring. 
3.5 Test Reports 
After all verification activities a report should be generated to capture applicable data related to 
the test requirement verification.  Test reports should include the as run test procedure, data with 
associated analysis, test discrepancies, and any other pertinent information. 
3.6 Test Readiness Reviews 
A test readiness review (TRR) should be convened at all major SV testing milestones (i.e. PIST, 
TVAC, etc).  The purpose of the TRR is to ensure readiness to proceed to the next phase of 
testing.  The TRR is the forum for reviewing phase entrance and exit criteria, requirements for 
hardware and software configuration, verification of test requirements and open discrepancies or 
risks.  The purpose of the TRR is to verify that the flight hardware and software, GSE, facilities 
and personnel are ready to support the testing.  Safety considerations, test sequence, methods, 
configuration, objectives, and proposed schedules should be presented for final review and 
concurrence. 
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4 Test Responsibilities 
The following paragraphs assign major system test program responsibilities for test execution. 
4.1 Test Lead 
The test lead is the person responsible for the execution of the test and the safety of all personal 
and hardware.  They are the domain expert on the test itself, the support equipment and process. 
4.2 Engineering Lead 
The engineering lead is the component or system expert who has the most technical knowledge of 
the unit under test. 
4.3 Quality 
Quality ensures the test procedure is followed properly and all applicable data is recorded.  They 
act as a second set of eyes to ensure the test is properly and safely executed. 
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5 Ground Support Equipment 
Ground Support Equipment (GSE) is used in support of test.  There is typically Mechanical GSE 
(MGSE) and Electrical GSE (EGSE).  MGSE encompasses SV handling or support fixtures or 
mechanical test aids external to the SV.  EGSE and Test consoles are used to load software to the 
vehicle, emulate flight hardware and interfaces or provide data acquisition capabilities.  They are 
integral to the test configuration and execution allowing for the automation of tests.  All test plans 
should reference the GSE required for use in each test.  Prior to GSE use, they are checked out 
and calibrated (e.g. verify power / signal of EGSE or certify ESD workstations or measurement 
tools) to ensure they do not introduce error or test discrepancies once mated to the components, 
subsystems or SV. 
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6 Test Phases 
The test program is broken down into the following major test phases as numbered in Table A1. 
Table A1:  Test Phases Numbering Conversion 
Number Test Phase 
1 Receiving / Assembly Test 
2 Preliminary Integrated System Test (PIST) 
3 Electromagnetic Interference / Compatibility Test (EMI / EMC) 
4 Baseline Integrated System Test (BIST) 
5 Acoustic Test 
6 Thermal Vacuum Test (TVAC) 
7 Final Integrated System Test (FIST) 
8 Final Mechanical Deploys 
9 Factory Confidence Test (FCT) 
10 Launch Base Confidence Test (LBCT) 
11 Fueling and Encapsulation 
12 Post Mate Tests 
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6.1 Receiving / Assembly Tests 
6.1.1 Test Objectives 
The receiving / assembly test phase primarily addresses functionality before vehicle power on.  
These tests are expected to be accomplished prior to the “delivery” of the vehicle to system test.  
The intent of these tests is twofold.  The first is to verify the integrity of flight hardware 
components prior to a complete SV assembly commitment.  The second is to obtain baseline 
alignments / measurements necessary for future testing / operations.  Examples of this type of 
testing are those performed on the solar cells prior to SV integration or optics alignments to be 
compared to alignments after SV integration. 
This document provides a minimum set of receiving and assembly tests to be performed.  It is 
assumed components are received from a subcontractor who has performed a complete 
requirements verification process on the supplied component.  This means the components have 
been tested to verify they meet all performance requirements prior to components acceptance and 
delivery. 
Assembly tests are performed on components while populating the pico-satellite.  An example is 
to perform continuity and isolation tests on all cables prior to attachment to flight hardware.  
Another is ground isolation tests during integration which detect shorts as they are introduced into 
the system.  This allows for rapid troubleshooting during assembly instead of detecting failures in 
test after multiple components have been integrated. 
6.1.2 Test Preparation and Configuration Overview 
This phase of testing is performed on individual components or subsystems prior to system level 
integration and test.   
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6.2 Preliminary Integrated System Test (PIST) 
6.2.1 Test Objectives 
The Preliminary Integrated System Test (PIST) phase is the first time the SV is tested at the fully 
assembled and integrated level.  This testing provides the first look at functional interfaces, 
performance and workmanship.  PIST is the test span in which the flight hardware and system 
test equipment are initially integrated and powered on using flight hardware and qualified flight 
software (FSW).  This also established proper GSE and test segment operations on the SV.  PIST 
allows troubleshooting of hardware and software ensuring future tests run smoothly.  PIST 
demonstrates that the flight hardware, along with associated FSW, GSE and procedures, are ready 
for the subsequent BIST, the results of which will be used as a baseline of pre-environmental 
system performance to compare with results of the FIST in the selloff of the SV.  The overarching 
goal of PIST is to demonstrate that a complete integrated system test can be successfully run prior 
to starting BIST. 
While PIST is important as a first look at SV interfaces and workmanship as a risk mitigation 
effort, it can be removed entirely and not compromise the integrity of the test program or 
requirement verification.  All testing in this phase is predicated on the hardware available for 
integration and test. 
6.2.2 Test Preparation and Configuration Overview 
Test Facility Configuration:  PIST should be performed in an open area where the SV is cordoned 
off and power on testing can commence without disruption for an extended amount of time.  PIST 
will be performed at ambient temperatures and pressure.   
Unit Under Test Configuration:  While a fully integrated SV is preferred, the SV may be 
configured with the minimum amount of subsystems for power on.  This typically is the 
Command and Data Handling Subsystem (C&DH) and Electrical Power Distribution Subsystem 
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(EPDS), excluding the solar arrays.  This will allow the initial testing of critical components prior 
to full SV integration.  Next is the Communication Subsystem (Comm) to verify telemetry and 
commanding.  From there, the SV is continually populated and tested. 
Test Flow:  Initial testing should include the verification of power on and off capability of the 
integrated components, starting with the EPDS and C&DH, followed by their commanding and 
analysis of the telemetry signals.  Additional subsystems when available should be brought online 
one at a time to limit unverified failures. 
6.3 Electromagnetic Interference / Compatibility Test (EMI/EMC) 
6.3.1 Test Objective 
This test demonstrates that, under normal operating conditions, the system components do not 
have electromagnetic characteristics (emission and susceptibility) resulting in emissive, radiative 
or conductive interference.  The objective is to test whether the hardware will operate properly if 
subjected to EMI from other sources or if hardware generates EMI which could hinder operations 
of other systems.  This testing is typically performed prior to BIST to minimize the number of 
connector disconnects after the start of BIST.  Test levels, limits, test points and susceptibility 
criteria shall be defined in component, subsystem and system specification, test procedures and 
reports. 
6.3.2 Test Preparations and Configuration Overview 
Test Facility Configuration:  EMI / EMC testing should be done in an area or chamber which 
minimizes outside electromagnetic interference with minimal personnel.  A faraday cage is an 
ideal example.  Otherwise, the test should be performed in an open area away from any potential 
electromagnetic sources.  EMI / EMC testing will be performed at ambient temperatures and 
pressure.   
 A15 
 
Unit Under Test Configuration:  The SV needs to be fully populated to verify all components, 
when integrated, do not show electromagnetic susceptibility to other components.  This allows 
the discovery of components which emit electromagnetic interference which could impact other 
components or primary missions aboard the LV.  The test configuration will vary based on the 
type of EMI being captured.  For conductive, a more intrusive test is required tapping between 
each component’s power cable and power interface.  This detects conductive EMI through the 
power system.  For radiative or emissive, the SV should be fully configured and assembled with 
detecting devices surrounding the SV. While the SV runs thought test segments turning on and 
off components, the external devices capture any radiated EMI which could affect the LV or 
primary mission. 
Test Flow:  The EMI / EMC test should first fully configure the vehicle for detection of 
electromagnetic signals.  Then, the SV should turn on and command each component individually 
as a flight configured system to produce any potential component EMI / EMC.  The SV can also 
run full system test segments to demonstrate mission capabilities.  The commanding does not 
need to include all test segments of PIST, but should be robust enough to view the full range of 
mission CONOPS to view all EMI / EMC levels.  Any analysis is then completed to verify the 
detected EMI does exceed established criteria or adversely impact the other components, SV or 
the LV. 
6.4 Baseline Integrated System Test (BIST) 
6.4.1 Test Objectives 
The Baseline Integrated System Test (BIST) is performed to document baseline performance of 
the SV.  BIST will functionally test all SV subsystems, demonstrate functionality of hardware and 
software and verify performance data to evaluate system operations.  It will support performance 
analysis providing trend data and test primary and redundant equipment.  The results of BIST will 
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also be used for comparison with those of FIST, which is performed at the completion of the 
environmental tests.  The data comparison between BIST and FIST is intended to demonstrate 
that the SV performance is acceptable after experiencing environments and handling.  BIST 
begins the formal requirements verification process. 
6.4.2 Test Preparation and Configuration Overview 
Test Facility Configuration:  BIST should be performed in an open area where the SV is cordoned 
off and power on testing can commence without disruption for an extended amount of time.  
BIST will be performed at ambient temperatures and pressure.   
Unit Under Test Configuration:  The SV must be fully integrated with flight components. 
Test Flow:  Testing should include the verification of power on and off capability of the 
integrated components, followed by their commanding and analysis of the telemetry signals.  
Subsystem testing should be performed serially to limit unverified failures. 
6.5 Acoustic Test 
6.5.1 Test Objectives 
The acoustic test demonstrates the ability of the SV to endure acoustic acceptance test levels.  
This includes the random vibration, sinusoidal vibration and shock environments.  The intent of 
the test is to demonstrate proper operation of the integrated flight hardware performance and 
workmanship when exposed to simulated ascent acoustic conditions.  The acoustic test will detect 
material, process or workmanship defects that exist, as well as unanticipated equipment interface 
interactions that could result from stresses caused by heightened acoustic levels.  The acoustic 
test is also used to validate the dynamic and stress analysis models.  Acoustic test should be 
performed with a flight configured SV.  All components that will be powered on during accent 
will be powered on during acoustic. 
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In addition to the environmental testing, there is a post-acoustic functional test.  The post-acoustic 
test includes a subset of tests from BIST designed to demonstrate the health of the SV after 
returning from acoustic testing. 
6.5.2 Test Preparation and Configuration Overview 
Test Facility Configuration:  Acoustic testing should be performed in a designated safety chamber 
as this is where the SV will undergo accent level acoustic loading.  Acoustic testing will be 
performed at ambient temperatures and pressure. 
Unit Under Test Configuration:  The SV must be fully integrated with flight components and 
have the proper safety precautions in place in the event a component is dislodged form the SV. 
Test Flow:  Acoustic loading should be applied one axis at a time.  The acoustic loads are set to 
the predicted flight high extremes. 
6.6 Thermal Vacuum Test (TVAC) 
6.6.1 Test Objectives 
The thermal vacuum (TVAC) testing demonstrates the ability to withstand the thermal stressing 
environment.  It also detects material, process and workmanship defects that would response to 
thermal vacuum and thermal stress conditions. 
A thermal balance test, or thermal cycle test, will be combined with the TVAC test for the first 
test article.  A thermal balance test provides the data necessary to verify the analytical thermal 
model and demonstrates the ability of the vehicle thermal control subsystem to maintain specific 
component and subsystem temperatures limits for various operation scenarios throughout the 
entire vehicle.  The TVAC test will verify proper end-to-end functional operation of all vehicle 
components and subsystems while being exposed to a cold and hot thermal vacuum environment. 
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In addition to the environmental testing, there is a post-TVAC functional test.  The post-TVAC 
test includes a subset of tests from BIST designed to demonstrate the health of the SV after 
returning the TVAC chamber to ambient temperature and pressure. 
6.6.2 Test Preparation and Configuration Overview 
Test Facility Configuration:  This test must be accomplished in a thermal vacuum chamber. 
Unit Under Test Configuration:  The SV is populated with all flight hardware for this test.  Prior 
to and during TVAC chamber pump down, the SV is powered on, in launch configuration, in 
order to best simulate the environmental condition experienced during an actual launch, ascent 
and on orbit operations. 
Test Flow:  The TVAC test consists of cold and hot cycles with verification testing.  
Environmentally, with the chamber pumped down to an absolute pressure (typically 
approximately 5 x 10-5), the cold and hot environmental temperatures are set to predicted flight 
high and low extremes, consistent with component temperature constraints.  The quantity of 
thermal cycles required is dependent on the program, but a general rule is a minimum of three (3).  
While stable at the hot and cold soak plateaus, the SV should undergo an end-to-end functional 
test to verify system performance at least once during a hot and cold plateau. 
6.7 Final Integrated System Test (FIST) 
6.7.1 Test Objectives 
The Final Integrated System Test (FIST) is a comprehensive validation of the SV after the 
stressing tests of acoustic and TVAC.  FIST is performed within the constraints of ambient 
conditions and repeats the testing performed during BIST.  The data from the two tests are 
compared to demonstrated acceptable functionality of the system.  FIST formally demonstrates 
and documents that all requirement have been verified. 
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6.7.2 Test Preparation and Configuration Overview 
Test Facility Configuration:  FIST should be performed in an open area where the SV is cordoned 
off and power on testing can commence without disruption for an extended amount of time. FIST 
will be performed at ambient temperatures and pressure. 
Unit Under Test Configuration:  The SV must be fully integrated with flight components 
mimicking the configuration of BIST. 
Test Flow:  Testing should duplicate the testing in BIST to include the verification of power on 
and off capability of the integrated components, followed by their commanding and analysis of 
the telemetry signals.  Subsystem testing should be performed serially to limit unverified failures.  
Testing in this phase will complete the verification of SV level test requirements. 
6.8 Final Mechanical Deploys 
6.8.1 Test Objectives 
Final Mechanical Deploys are performed at the end of FIST to obtain verification and acceptance 
of all mechanical deployable component operability.  After this phase all deployable components 
are stowed in their flight configuration.  In the event there are no mechanisms which deploy, this 
phase may be omitted.  It is advised that all mechanical deploys be demonstrated prior to the final 
requirement verification completed in this phase. 
6.8.2 Test Preparation and Configuration Overview 
Test Facility Configuration:  Final Mechanical Deploys should be performed in an open area 
where the SV is cordoned off and where deployments can commence without disruption or 
potential impact to the surroundings or personnel. 
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Unit Under Test Configuration:  The SV must be fully integrated with flight components 
mimicking the configuration of FIST. 
Test Flow:  Testing should include a FIST configured SV.  All mechanisms which deploy should 
be tested one at a time to achieve their flight configurations. 
6.9 Factory Confidence Test (FCT) 
6.9.1 Test Objectives 
The Factory Confidence Test (FCT) is performed to obtain a baseline of SV performance before 
shipping to the launch base.  It is an abbreviated integrated system test the results of which will 
be compared with those from the Launch Base Confidence Test (LBCT) to show that there was 
no damage suffered in shipment and handling between the factory and the launch base.  This is 
especially important for SVs that have undergone storage.  If the time between the completion of 
FIST and final mechanical deploys and shipment to the launch base is minimal, FCT and LBCT 
can be omitted. 
6.9.2 Test Preparation and Configuration Overview 
Test Facility Configuration:  FCT should be performed in an open area where the SV is cordoned 
off and power on testing can commence without disruption for an extended amount of time. 
Unit Under Test Configuration:  The SV must be fully integrated with flight components 
mimicking the configuration of FIST. 
Test Flow:  Testing should include an abbreviated version of the FIST tests to include power on 
and off capability, commanding, telemetry transmission and critical alignments measurements.  
Subsystem testing should be performed serially to limit unverified failures. 
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6.10 Launch Base Confidence Test (LBCT) 
6.10.1 Test Objectives 
The Launch Base Confidence Test (LBCT) is performed to obtain an assessment of SV 
performance after shipping to the launch base.  It is an abbreviated integrated system test and 
identical to the FCT the results of which will be compared with those from the FCT to show there 
was no damage suffered in shipment and handing between the factory and the launch base.  If the 
time between the completion of FIST and final mechanical deploys and shipment to the launch 
base is minimal, FCT and LBCT can be omitted. 
6.10.2 Test Preparation and Configuration Overview 
Test Facility Configuration:  LBCT should be performed in an open SV processing facility where 
the SV is cordoned off and power on testing can commence without disruption for an extended 
amount of time. 
Unit Under Test Configuration:  The SV must be fully integrated with flight components 
mimicking the configuration of FCT. 
Test Flow:  Testing should duplicate the testing performed in FCT to include power on and off 
capability, commanding, telemetry transmission and critical alignments measurements.  
Subsystem testing should be performed serially to limit unverified failures. 
6.11 Fueling and Encapsulation 
6.11.1 Test Objectives 
Perform final SV fueling and encapsulation into the PPOD and LV.  As propellants are currently 
not allowed on SVs this phases speaks specifically to encapsulation.  Encapsulation is done by the 
PPOD integrator with SV personnel support and includes the acceptance testing.  Acceptance 
testing by the PPOD integrator is defined in Section 3.6 of the CDS. 
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6.11.2 Test Preparation and Configuration Overview 
A flight configured SV ready for launch.  SV personnel support should be provided to the PPOD 
integrator during encapsulation and final acceptance testing. 
6.12 Post Mate Tests 
6.12.1 Test Objectives 
The Post Mate Test performs final diagnostic or data analysis tasks prior to launch.  This includes 
full battery charge and discharge if it has not been done in a prior phase. 
6.12.2 Test Preparation and Configuration Overview 
A flight configured SV ready for launch.  Access to the umbilical connector ports may be 
available once integrated into the PPOD. 
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7 Applicable Documents 
Below details the document versions used in the TRD. 
Document Document Title 
CDS CubeSat Design Specification, Revision 12, 2009 
GSFC-STD-7000 General Environmental Verification Standard (GEVS) for GSFC Flight Program and Projects, 1996 
INCOSE-TP-2003-002-03 Systems Engineering Handbook, Volume 3, 2006 
LSP-REQ-317.01 
Program Level Poly Picosatellite Orbital Deployer (PPOD) and 
CubeSat Requirements Document by the Launch Services 
Program, Revision Basic, 2009 
MIL-STD-1540D Department of Defense Standard Practice, Product Verification Requirements for Launch, Upper Stage, and Space Vehicles, 1999 
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8 System Test Requirements 
The following sections identify the system test requirements, segregated by subsystem, for the 
SV.  The test requirements are further segregated by component to assist in the definition of any 
retest requirements that would be necessary as a result of component removals for rework, 
redesign, troubleshooting, etc.  An example of an SV configuration is illustrated in Figure A3 and 
A4.  Figure A3 will be used as a general architecture for the system level test requirements. 
The requirements assume redundancy in the solar arrays, temperature sensors and magnetometers 
due to the duplication of components populating the side boards.  Batteries have true redundancy 
using two in parallel.  No other components or subsystems are assumed to have redundancy.  
Component or subsystem requirements should be added for pico-satellite architecture with 
additional redundancy.  An example would be using as redundant Comm Subsystem.  All Comm 
Subsystem requirements would be duplicated to account for the primary and secondary 
subsystem.  Additionally, there would need to be requirements added to verify the immediate 
switch from primary to secondary Comm Subsystem in the event of a failure. 
As most pico-satellites consist of few parts, the C&DH typically only consists of one 
motherboard with inputs and outputs to all other pico-satellite subsystem making it the central 
interface.  As such, the motherboard (or C&DH subsystem) will be referenced as the System 
Board. 
Each requirement is assigned unique requirement identifier, or REQID, to provide traceability 
from the higher level specifications to the applicable test segment/procedure that verified the test 
requirements.  REQIDs will be a six (6) digit alpha-numeric unique code.  The first three (3) 
characters denote the subsystem (e.g. Electrical Power Distribution Subsystem is EPS) and the 
last three characters form a unique number, preferably in ascending order from the first test 
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requirement.  An example of the first and tenth test requirement for the EPDS would be EPS001 
and EPS 010, respectively. 
The following section also provides the test phase(s) in which each requirement is to be verified.  
Table A2 depicts the traceability between the stakeholder specification requirements which are to 
be verified under test and the associated TRD REQID.   
 
Figure A3:  CubeSat System Diagram Example 
Figure courtesy of the Cal Poly PolySat Program 
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Figure A4:  CubeSat Bus Example 
Figure courtesy of the Cal Poly PolySat Program 
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Table A2:  Test Requirement to REQID Traceability 
Specification Section Number REQID 
2.1.2 STR001, STR002 
2.1.7.1 TCS001 
2.1.7.2 TCS001 
2.2.10 STR008 
2.2.15 STR003 
2.2.16 STR004 
2.2.17 STR005 
2.2.21 STR006 
2.2.21.2 STR007 
2.4.1 COM048 
2.4.2 CDH069, STR009 
2.4.3 COM049, CDH070 
3.1 STR002 
3.2 TCS001 
CDS 
3.5 STR001, STR002, TCS001 
6.2.1 STR001, STR002, TCS001 
6.2.2 STR001 
6.2.10 COM049, CDH070 
CRD 
6.2.11.1 COM045 
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8.1 Attitude Control Subsystem (ACS) Test Requirements 
The ACS provides the attitude control, station keeping and orientation capability during all 
phases of the mission starting at spacecraft separation from the launch vehicle and throughout its 
operational lifetime.  
Table A3 lists the ACS capabilities being tested. 
 
Table A3:  ACS Test Summary 
Section Section Title Capability Being Tested 
8.1.1 Magnetometer Verify power is supplied 
Verify measurement of earth magnetic field 
Verify correlation of readings 
Verify polarity 
Verify signal transmission 
Verify state entrance 
8.1.2 Magneto Torque Coils Verify power is supplied 
Verify torque direction 
Verify correlation of readings 
Verify polarity 
Verify signal transmission 
Verify state entrance 
8.1.3 Rate Sensor Gyroscope Verify power is supplied 
Verify rate measurement 
Verify signal transmission 
Verify state entrance 
8.1.4 Sun Sensors Verify power is supplied 
Verify signal transmission 
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8.1.1 Magnetometer Test Requirements 
Phase 
Magnetometer Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS001) Verify the System Board supplies power to the –Y magnetometer.  X X X  X X  X X   
(ACS002) Verify the System Board supplies power to the +Y magnetometer.  X X X  X X  X X   
(ACS003) Verify the System Board supplies power to the –X magnetometer.  X X X  X X  X X   
(ACS004) Verify the System Board supplies power to the +X magnetometer.  X X X  X X  X X   
(ACS005) Verify the System Board supplies power to the –Z magnetometer.  X X X  X X  X X   
(ACS006) Verify the System Board supplies power to the +Z magnetometer.  X X X  X X  X X   
(ACS007) Verify via telemetry the System Board capability to enable –Y 
Magnetometer power.  X  X  X X  X X   
(ACS008) Verify via telemetry the System Board capability to enable +Y 
Magnetometer power.  X  X  X X  X X   
(ACS009) Verify via telemetry the System Board capability to enable –X 
Magnetometer power.  X  X  X X  X X   
(ACS010) Verify via telemetry the System Board capability to enable +X 
Magnetometer power.  X  X  X X  X X   
(ACS011) Verify via telemetry the System Board capability to enable –Z 
Magnetometer power.  X  X  X X  X X   
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Phase 
Magnetometer Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS012) Verify via telemetry the System Board capability to enable +Z 
Magnetometer power.  X  X  X X  X X   
(ACS013) Verify via telemetry the System Board capability to disable the –Y 
Magnetometer power.  X  X  X X  X X   
(ACS014) Verify via telemetry the System Board capability to disable the +Y 
Magnetometer power.  X  X  X X  X X   
(ACS015) Verify via telemetry the System Board capability to disable the –X 
Magnetometer power.  X  X  X X  X X   
(ACS016) Verify via telemetry the System Board capability to disable the +X 
Magnetometer power.  X  X  X X  X X   
(ACS017) Verify via telemetry the System Board capability to disable the –Z 
Magnetometer power.  X  X  X X  X X   
(ACS018) Verify via telemetry the System Board capability to disable the +Z 
Magnetometer power.  X  X  X X  X X   
(ACS019) Verify the –Y Magnetometer standby state is initiated via digital command 
from the System Board.    X  X X  X X   
(ACS020) Verify the +Y Magnetometer standby state is initiated via digital command 
from the System Board.    X  X X  X X   
 A31 
 
Phase 
Magnetometer Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS021) Verify the –X Magnetometer standby state is initiated via digital command 
from the System Board.    X  X X  X X   
(ACS022) Verify the +X Magnetometer standby state is initiated via digital command 
from the System Board.    X  X X  X X   
(ACS023) Verify the –Z Magnetometer standby state is initiated via digital command 
from the System Board.    X  X X  X X   
(ACS024) Verify the +Z Magnetometer standby state is initiated via digital command 
from the System Board.    X  X X  X X   
(ACS025) Verify the –Y Magnetometer nominal state is initiated via digital command 
from the System Board.    X  X X  X X   
(ACS026) Verify the +Y Magnetometer nominal state is initiated via digital command 
from the System Board.    X  X X  X X   
(ACS027) Verify the –X Magnetometer nominal state is initiated via digital command 
from the System Board.    X  X X  X X   
(ACS028) Verify the +X Magnetometer nominal state is initiated via digital command 
from the System Board.    X  X X  X X   
(ACS029) Verify the –Z Magnetometer nominal state is initiated via digital command 
from the System Board.    X  X X  X X   
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Phase 
Magnetometer Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS030) Verify the +Z Magnetometer nominal state is initiated via digital command 
from the System Board.    X  X X  X X   
(ACS031) Verify the –Y Magnetometer provides telemetry after System Board digital 
sample command or power on.    X  X X  X X   
(ACS032) Verify the +Y Magnetometer provides telemetry after System Board digital 
sample command or power on.    X  X X  X X   
(ACS033) Verify the –X Magnetometer provides telemetry after System Board digital 
sample command or power on.    X  X X  X X   
(ACS034) Verify the +X Magnetometer provides telemetry after System Board digital 
sample command or power on.    X  X X  X X   
(ACS035) Verify the –Z Magnetometer provides telemetry after System Board digital 
sample command or power on.    X  X X  X X   
(ACS036) Verify the +Z Magnetometer provides telemetry after System Board digital 
sample command or power on.    X  X X  X X   
(ACS037) Verify the polarity of the –Y magnetometer output from telemetry as 
compared to a known source.    X   X      
(ACS038) Verify the polarity of the +Y magnetometer output from telemetry as 
compared to a known source.    X   X      
 A33 
 
Phase 
Magnetometer Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS039) Verify the polarity of the –X magnetometer output from telemetry as 
compared to a known source.    X   X      
(ACS040) Verify the polarity of the +X magnetometer output from telemetry as 
compared to a known source.    X   X      
(ACS041) Verify the polarity of the –Z magnetometer output from telemetry as 
compared to a known source.    X   X      
(ACS042) Verify the polarity of the +Z magnetometer output from telemetry as 
compared to a known source.    X   X      
(ACS043) Verify that all magnetometer magnetic field intensity telemetry values are 
within a minimum of 10% of each other.  X  X  X X  X X   
 
 
 
 
8.1.2 Magneto Torque Coil Test Requirements 
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Phase 
Magneto Torque Coil Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS044) Verify the System Board supplies power to the –Y magneto torque coil.  X X X  X X  X X   
(ACS045) Verify the System Board supplies power to the +Y magneto torque coil.  X X X  X X  X X   
(ACS046) Verify the System Board supplies power to the –X magneto torque coil.  X X X  X X  X X   
(ACS047) Verify the System Board supplies power to the +X magneto torque coil.  X X X  X X  X X   
(ACS048) Verify the System Board supplies power to the –Z magneto torque coil.  X X X  X X  X X   
(ACS049) Verify the System Board supplies power to the +Z magneto torque coil.  X X X  X X  X X   
(ACS050) Verify via telemetry the System Board capability to enable –Y magneto 
torque coil power.  X  X  X X  X X   
(ACS051) Verify via telemetry the System Board capability to enable +Y magneto 
torque coil power.  X  X  X X  X X   
(ACS052) Verify via telemetry the System Board capability to enable –X magneto 
torque coil power.  X  X  X X  X X   
(ACS053) Verify via telemetry the System Board capability to enable +X magneto 
torque coil power.  X  X  X X  X X   
(ACS054) Verify via telemetry the System Board capability to enable –Z magneto 
torque coil power.  X  X  X X  X X   
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Phase 
Magneto Torque Coil Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS055) Verify via telemetry the System Board capability to enable +Z magneto 
torque coil power.  X  X  X X  X X   
(ACS056) Verify via telemetry the System Board capability to disable the –Y magneto 
torque coil power.  X  X  X X  X X   
(ACS057) Verify via telemetry the System Board capability to disable the +Y magneto 
torque coil power.  X  X  X X  X X   
(ACS058) Verify via telemetry the System Board capability to disable the –X magneto 
torque coil power.  X  X  X X  X X   
(ACS059) Verify via telemetry the System Board capability to disable the +X magneto 
torque coil power.  X  X  X X  X X   
(ACS060) Verify via telemetry the System Board capability to disable the –Z magneto 
torque coil power.  X  X  X X  X X   
(ACS061) Verify via telemetry the System Board capability to disable the +Z magneto 
torque coil power.  X  X  X X  X X   
(ACS062) Verify the –Y magneto torque coil standby state is initiated via digital 
command from the System Board.  X  X  X X  X X   
(ACS063) Verify the +Y magneto torque coil standby state is initiated via digital 
command from the System Board.  X  X  X X  X X   
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Phase 
Magneto Torque Coil Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS064) Verify the –X magneto torque coil standby state is initiated via digital 
command from the System Board.  X  X  X X  X X   
(ACS065) Verify the +X magneto torque coil standby state is initiated via digital 
command from the System Board.  X  X  X X  X X   
(ACS066) Verify the –Z magneto torque coil standby state is initiated via digital 
command from the System Board.  X  X  X X  X X   
(ACS067) Verify the +Z magneto torque coil standby state is initiated via digital 
command from the System Board.  X  X  X X  X X   
(ACS068) Verify the –Y magneto torque coil nominal state is initiated via digital 
command from the System Board.  X  X  X X  X X   
(ACS069) Verify the +Y magneto torque coil nominal state is initiated via digital 
command from the System Board.  X  X  X X  X X   
(ACS070) Verify the –X magneto torque coil nominal state is initiated via digital 
command from the System Board.  X  X  X X  X X   
(ACS071) Verify the +X magneto torque coil nominal state is initiated via digital 
command from the System Board.  X  X  X X  X X   
(ACS072) Verify the –Z magneto torque coil nominal state is initiated via digital 
command from the System Board.  X  X  X X  X X   
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Phase 
Magneto Torque Coil Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS073) Verify the +Z magneto torque coil nominal state is initiated via digital 
command from the System Board.  X  X  X X  X X   
(ACS074) Verify the –Y magneto torque coil provides telemetry after System Board 
digital command or power on.  X  X  X X  X X   
(ACS075) Verify the +Y magneto torque coil provides telemetry after System Board 
digital command or power on.  X  X  X X  X X   
(ACS076) Verify the –X magneto torque coil provides telemetry after System Board 
digital command or power on.  X  X  X X  X X   
(ACS077) Verify the +X magneto torque coil provides telemetry after System Board 
digital command or power on.  X  X  X X  X X   
(ACS078) Verify the –Z magneto torque coil provides telemetry after System Board 
digital command or power on.  X  X  X X  X X   
(ACS079) Verify the +Z magneto torque coil provides telemetry after System Board 
digital command or power on.  X  X  X X  X X   
(ACS080) Verify the polarity of the –Y magneto torque coil output from telemetry as 
compared to a known source.    X   X      
(ACS081) Verify the polarity of the +Y magneto torque coil output from telemetry as 
compared to a known source.    X   X      
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Phase 
Magneto Torque Coil Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS082) Verify the polarity of the –X magneto torque coil output from telemetry as 
compared to a known source.    X   X      
(ACS083) Verify the polarity of the +X magneto torque coil output from telemetry as 
compared to a known source.    X   X      
(ACS084) Verify the polarity of the –Z magneto torque coil output from telemetry as 
compared to a known source.    X   X      
(ACS085) Verify the polarity of the +Z magneto torque coil output from telemetry as 
compared to a known source.    X   X      
(ACS086) Verify that all magneto torque coil magnetic field intensity telemetry values 
are within a minimum of 10% of each other.    X  X X  X X   
 
 
 
 
8.1.3 Rate Sensor Gyroscope Test Requirements 
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Phase 
Rate Sensor Gyroscope Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS087) Verify the System Board supplies power to the Gyroscope.  X X X  X X  X X   
(ACS088) Verify via telemetry the System Board capability to disable the Gyroscope 
power.  X  X  X X  X X   
(ACS089) Verify via telemetry the System Board capability to enable the Gyroscope 
power.  X  X  X X  X X   
(ACS090) Verify the Gyroscope standby state is initiated via digital command from the 
System Board.  X  X  X X  X X   
(ACS091) Verify the Gyroscope nominal state is initiated via digital command from the 
System Board.  X  X  X X  X X   
(ACS092) Verify the Gyroscope provides telemetry after System Board digital 
command.  X X X  X X  X X   
(ACS093) Verify the Gyroscope provides valid data from the active gyros (multiple, 1 
each axis, or only 1) when configured to run.  X  X  X X      
(ACS094) Verify the Gyroscope performs a calibration after System Board digital 
command.  X  X  X X      
 
8.1.4 Sun Sensor Test Requirements 
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Phase 
Sun Sensor Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(ACS095) Verify via telemetry the – Y sun sensor responds to light and properly 
supplies sensor signal to the System Board.  X  X   X  X X   
(ACS096) Verify via telemetry the + Y sun sensor responds to light and properly 
supplies sensor signal to the System Board.  X  X   X  X X   
(ACS097) Verify via telemetry the – X sun sensor responds to light and properly 
supplies sensor signal to the System Board.  X  X   X  X X   
(ACS098) Verify via telemetry the + X sun sensor responds to light and properly 
supplies sensor signal to the System Board.  X  X   X  X X   
(ACS099) Verify via telemetry the – Z sun sensor responds to light and properly 
supplies sensor signal to the System Board.  X  X   X  X X   
(ACS100) Verify via telemetry the + Z sun sensor responds to light and properly 
supplies sensor signal to the System Board.  X  X   X  X X   
 
 
 
 
 A41 
 
8.2 Command & Data Handling Subsystem (C&DH) Test Requirements 
The C&DH Subsystem provides all data transmission, program and process execution and 
memory management functions.  For most pico-satellites all command and data handling 
functions are processed through the motherboard so its components and functionality will be 
treated as a single unit.  The C&DH Subsystem (motherboard) also provides additional 
functionality like distributing power and as such will be referred to as the System Board.  
Separate tests will verify functionality between the components mounted on the System Board 
like telemetry and power through the I/O interfaces or the ability to store data in memory. 
The System Board has the ability to monitor regulated power, temperature and system processing 
functions.  When sensor readings exceed their designated limits the sensor hard reboots the 
system to preclude hardware damage.  Figure A5 depicts an example of Cal Poly CubeSat 
autonomous states, triggers and affected components.  This will be used as a baseline for 
autonomous state testing.  The test requirements to verify autonomous state functionality are 
dispersed between C&DH and EPDS. 
Figure A3 provide the I/O and component naming conventions.  Table A4 lists the C&DH 
Subsystem capabilities being tested. 
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Figure A5:  CubeSat Autonomous State Diagram Example 
Figure courtesy of the Cal Poly PolySat Program 
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Table A4:  C&DH Subsystem Test Summary 
Section Section Title Capability Being Tested 
8.2.1 System Board Verify power is supplied 
Verify power regulation 
Verify signal transmission 
Verify telemetry storage and retrieval 
Receive & route SV / mission commands 
Collect SV measured variables 
Verify state entrance 
Verify fault activation 
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8.2.1 System Board Subsystem Test Requirements 
Phase 
System Board Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(CDH001) Verify the System Board supplies power to the Daughterboard A interface. X            
(CDH002) Verify telemetry transmission occurs through the Daughterboard A 
interface. X            
(CDH003) Verify the System Board supplies power to the Daughterboard B interface. X            
(CDH004) Verify telemetry transmission occurs through the Daughterboard B 
interface. X            
(CDH005) Verify the System Board supplies power to the Interboard Stack interface. X            
(CDH006) Verify telemetry transmission occurs through the Interboard Stack interface. X            
(CDH007) Verify the System Board supplies power to the Payload Interboard Stack 
interface. X            
(CDH008) Verify telemetry transmission occurs through the Payload Interboard Stack 
interface. X            
(CDH009) Verify the System Board supplies power to the Payload Programming FFC 
interface. X            
(CDH010) Verify telemetry transmission occurs through the Payload Programming 
FFC interface. X            
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Phase 
System Board Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(CDH011) Verify the System Board supplies power to the Battery Module FFC 
interface. X            
(CDH012) Verify telemetry transmission occurs through the Battery Module FFC 
interface. X            
(CDH013) Verify the System Board structural ground reads 0 ohms. X X X X  X X  X X   
(CDH014) Verify the EPDS supplies power to the System Board.  X X X  X X  X X   
(CDH015) Verify the generated solar power received from the –Y Solar Panel is 
distributed to the EPDS.  X X X   X      
(CDH016) Verify the generated solar power received from the +Y Solar Panel is 
distributed to the EPDS.  X X X   X      
(CDH017) Verify the generated solar power received from the –X Solar Panel is 
distributed to the EPDS.  X X X   X      
(CDH018) Verify the generated solar power received from the +X Solar Panel is 
distributed to the EPDS.  X X X   X      
(CDH019) Verify the generated solar power received from the –Z Solar Panel is 
distributed to the EPDS.  X X X   X      
(CDH020) Verify the generated solar power received from the +Z Solar Panel is 
distributed to the EPDS.  X X X   X      
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Phase 
System Board Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(CDH021) Verify via telemetry the system executes a hard reboots and returns to the 
nominal low power state within 5 mins of initiation.  X  X  X X  X X   
(CDH022) Verify via telemetry the Process Smart Fuse initiates a system hard reboot 
after detecting a short circuit condition. X            
(CDH023) Verify via telemetry the Flash Memory Smart Fuse initiates a system hard 
reboot after detecting a short circuit condition. X            
(CDH024) Verify via telemetry the SDRAM Smart Fuse initiates a system hard reboot 
after detecting a short circuit condition. X            
(CDH025) Verify via telemetry the Memory Smart Fuse initiates a system hard reboot 
after detecting a short circuit condition. X            
(CDH026) Verify via telemetry the Logic Smart Fuse initiates a system hard reboot 
after detecting a short circuit condition. X            
(CDH027) Verify via telemetry the Process Smart Fuse initiates a system hard reboot 
after detecting an over-temperature condition. X            
(CDH028) Verify via telemetry the Flash Memory Smart Fuse initiates a system hard 
reboot after detecting an over-temperature condition. X            
(CDH029) Verify via telemetry the SDRAM Smart Fuse initiates a system hard reboot 
after detecting an over-temperature condition. X            
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Phase 
System Board Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(CDH030) Verify via telemetry the Memory Smart Fuse initiates a system hard reboot 
after detecting an over-temperature condition. X            
(CDH031) Verify via telemetry the Logic Smart Fuse initiates a system hard reboot 
after detecting an over-temperature condition. X            
(CDH032) Verify via telemetry the Processor Smart Fuse triggers a system hard reboot 
after reaching 20% above the expected maximum peak current. X            
(CDH033) Verify via telemetry the Flash Memory Smart Fuse triggers a system hard 
reboot after reaching 20% above the expected maximum peak current. X            
(CDH034) Verify via telemetry the SDRAM Smart Fuse triggers a system hard reboot 
after reaching 20% above the expected maximum peak current. X            
(CDH035) Verify via telemetry the Memory Smart Fuse triggers a system hard reboot 
after reaching 20% above the expected maximum peak current. X            
(CDH036) Verify via telemetry the Logic Smart Fuse triggers a system hard reboot 
after reaching 20% above the expected maximum peak current. X            
(CDH037) Verify via telemetry the USB Smart Fuse 1 disables power upon detecting a 
short circuit condition. X            
(CDH038) Verify via telemetry the USB Smart Fuse 2 disables power upon detecting a 
short circuit condition. X            
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Phase 
System Board Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(CDH039) Verify via telemetry the USB Smart Fuse 1 disables power upon detecting 
an over temperature condition. X            
(CDH040) Verify via telemetry the USB Smart Fuse 2 disables power upon detecting 
an over temperature condition. X            
(CDH041) Verify via telemetry the Windowed Hardware Watchdog initiates a system 
hard reboot after triggering a timeout condition. X            
(CDH042) Verify via telemetry the Long Duration Hardware Timer initiates a system 
hard reboot after triggering a timeout condition. X            
(CDH043) Verify the System Board accepts and stores to memory received commands 
through the Umbilical A interface.  X X X  X X  X X  X 
(CDH044) Verify the System Board accepts and stores to memory received commands 
through the Umbilical B interface.  X X X  X X  X X  X 
(CDH045) Verify the System Board accepts and stores to memory received telemetry 
from the Transceiver.  X X X  X X  X X   
(CDH046) Verify the System Board transmits telemetry to the Transceiver.  X X X  X X  X X   
(CDH047) Verify when the Remove Before Flight pin is engaged the SV shuts off. X            
(CDH048) Verify when the Remove Before Flight pin is disengaged the SV can begin 
the boot up sequence. X            
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Phase 
System Board Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(CDH049) Verify when the Deployment Switch is engaged the SV shuts off. X            
(CDH050) Verify when the Deployment Switch is disengaged the SV can begin the 
boot up sequence. X            
(CDH051) Verify the System Board can execute retrieved data from memory.  X X X  X X  X X   
(CDH052) Verify the System Board can store data in memory.  X X X  X X  X X   
(CDH053) Verify the System Board receives and stores –Y Side Panel Power Sensor 
telemetry.  X X X  X X      
(CDH054) Verify the System Board receives and stores +Y Side Panel Power Sensor 
telemetry.  X X X  X X      
(CDH055) Verify the System Board receives and stores –X Side Panel Power Sensor 
telemetry.  X X X  X X      
(CDH056) Verify the System Board receives and stores +X Side Panel Power Sensor 
telemetry.  X X X  X X      
(CDH057) Verify the System Board receives and stores –Z Side Panel Power Sensor 
telemetry.  X X X  X X      
(CDH058) Verify the System Board receives and stores +Z Side Panel Power Sensor 
telemetry.  X X X  X X      
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Phase 
System Board Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(CDH059) Verify the System Board receives and stores System Board Power Sensor 
telemetry.  X X X  X X      
(CDH060) Verify the System Board receives and stores –Y Side Panel Temperature 
Sensor telemetry.  X X X  X X      
(CDH061) Verify the System Board receives and stores +Y Side Panel Temperature 
Sensor telemetry.  X X X  X X      
(CDH062) Verify the System Board receives and stores –X Side Panel Temperature 
Sensor telemetry.  X X X  X X      
(CDH063) Verify the System Board receives and stores +X Side Panel Temperature 
Sensor telemetry.  X X X  X X      
(CDH064) Verify the System Board receives and stores –Z Side Panel Temperature 
Sensor telemetry.  X X X  X X      
(CDH065) Verify the System Board receives and stores +Z Side Panel Temperature 
Sensor telemetry.  X X X  X X      
(CDH066) Verify the System Board receives and stores System Board Temperature 
Sensor telemetry.  X X X  X X      
(CDH067) Verify the System Board receives and stores Comm Subsystem Temperature 
Sensor telemetry.  X X X  X X      
(CDH068) Verify the System Board receives and stores Payload telemetry.  X X X  X X  X X   
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Phase 
System Board Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(CDH069) Verify the System Board maintains a minimum of a 30 minute separation 
between deployment switch activation and signal initiation of deployable components.  X  X   X      
(CDH070) Verify the System Board maintains a minimum of 45 minutes separation 
between deployment switch activation and signal initiation of RF transmission.  X  X   X      
 
 
 
 A52 
 
8.3 Communication (Comm) Subsystem Test Requirements 
The Communication (Comm) Subsystem is responsible for receiving commands from the ground 
station and transmitting them to the processor for storage and execution.  It also transmits data to 
the ground station which includes health, status and payload data.  Figure A6 depicts a 
representative Comm Subsystem architecture which will be used for the functional test 
requirements generated. 
As the Comm Subsystem is integral to mission success, most pico-satellites employ two identical 
Comm Subsystems, one primary and one redundant, to reduce the probability of loss of 
communication with the ground station.  The requirements in this section assume only a primary 
system.  For a redundant system, the requirements would be duplicated with the addition of tests 
to verify the switch from primary to redundant subsystems.  Additionally, while the Modulation 
Unit is pictured as a separate component, it is typically software based, and is assumed as such 
for the purpose of the requirements.  Lastly, all filters are assumed to be integral to the specific 
components they support.  No specific requirements will be furnished for filters. 
Table A5 lists the Comm Subsystem capabilities being tested. 
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Figure A6:  Comm Subsystem Example 
 
 
Table A5:  Comm Subsystem Test Summary 
Section Section Title Capability Being Tested 
8.3.1 Antenna Verify power is supplied 
Verify signal transmission 
8.3.2 Low Noise Amplifier  Verify power is supplied 
Verify signal transmission 
8.3.3 Radio Frequency Amplifier Verify power is supplied 
Verify signal transmission 
Verify signal enhancement 
8.3.4 Radio Frequency Switch Verify power is supplied 
Verify signal transmission 
Verify state entrance 
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Table A5:  Comm Subsystem Test Summary 
Section Section Title Capability Being Tested 
8.3.5 Transceiver Verify power is supplied 
Verify signal transmission 
Verify data rate 
Verify modulation scheme 
Verify state entrance 
8.3.6 Communication Subsystem  Verify external signal transmission 
Verify external command retrieval 
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8.3.1 Antenna Test Requirements 
Phase 
Antenna Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(COM001) Verify the System Board supplies power to the Antenna.  X X X  X X  X X   
(COM002) Verify the Antenna transmits telemetry to the RF Switch B.  X X X  X X  X X   
(COM003) Verify the Antenna receives telemetry from the RF Switch B.  X X X  X X  X X   
(COM004) Verify via telemetry the Antenna receives telemetry from an external 
source. 
   X   X      
(COM005) Verify via telemetry the Antenna transmits telemetry to an external source.    X   X      
 
8.3.2 Low Noise Amplifier Test Requirements 
Phase 
Low Noise Amplifier Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(COM006) Verify the System Board supplies power to the Low Noise Amplifier.  X X X  X X  X X   
(COM007) Verify the Low Noise Amplifier transmits telemetry to the RF Switch A.  X X X  X X  X X   
(COM008) Verify the Low Noise Amplifier receives telemetry from the RF Switch B.  X X X  X X  X X   
 A56 
 
8.3.3 Radio Frequency Amplifier Test Requirements 
Phase 
Radio Frequency Amplifier Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(COM009) Verify the System Board supplies power to the RF Amplifier.  X X X  X X  X X   
(COM010) Verify the RF Amplifier transmits telemetry to the RF Switch B.  X X X  X X  X X   
(COM011) Verify the RF Amplifier receives telemetry from the RF Switch A.  X X X  X X  X X   
(COM012) Verify via telemetry the System Board capability to disable the RF 
Amplifier power.  X  X  X X  X X 
  
(COM013) Verify via telemetry the System Board capability to enable the RF 
Amplifier power.  X  X  X X  X X 
  
(COM014) Verify the RF Amplifier can transmit telemetry using a power amplification 
range of 100mW to 1.5W.  X X X  X X  X X 
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8.3.4 Radio Frequency Switch Test Requirements 
Phase 
Radio Frequency Switch Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(COM015) Verify the System Board supplies power to the RF Switch A.  X X X  X X  X X   
(COM016) Verify the System Board supplies power to the RF Switch B.  X X X  X X  X X   
(COM017) Verify the RF Switch A transmits telemetry to the RF Amplifier.  X X X  X X  X X   
(COM018) Verify the RF Switch A receives telemetry from the Low Noise Amplifier.  X X X  X X  X X   
(COM019) Verify the RF Switch A transmits telemetry to the Transceiver.  X X X  X X  X X   
(COM020) Verify the RF Switch A receives telemetry from the Transceiver.  X X X  X X  X X   
(COM021) Verify the RF Switch A transmit state is initialized via Transceiver digital 
command.  X X X  X X  X X 
  
(COM022) Verify the RF Switch B transmits telemetry to the Antenna.  X X X  X X  X X   
(COM023) Verify the RF Switch B receives telemetry from the Antenna.  X X X  X X  X X   
(COM024) Verify the RF Switch B transmits telemetry to the Low Noise Amplifier.  X X X  X X  X X   
(COM025) Verify the RF Switch B receives telemetry from the RF Amplifier.  X X X  X X  X X   
(COM026) Verify the RF Switch B transmit state is initialized via Transceiver digital 
command.  X X X  X X  X X 
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8.3.5 Transceiver Test Requirements 
Phase 
Transceiver Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(COM027) Verify the System Board supplies power to the Transceiver.  X X X  X X  X X   
(COM028) Verify the Transceiver transmits telemetry to the System Board after digital 
command.  X X X  X X  X X 
  
(COM029) Verify the Transceiver receives telemetry from the System Board.  X X X  X X  X X   
(COM030) Verify the Transceiver transmits telemetry to the RF Switch A.  X X X  X X  X X   
(COM031) Verify the Transceiver receives telemetry from the RF Switch A.  X X X  X X  X X   
(COM032) Verify the Transceiver commands RF Switch A and RF Switch B into 
transmit state.  X X X  X X  X X 
  
(COM033) Verify the Transceiver decodes the received telemetry into the required data 
format.  X X X  X X  X X 
  
(COM034) Verify the Transceiver encodes the received System Board telemetry into 
the required data format.  X X X  X X  X X 
  
(COM035) Verify the Transceiver modulates signals using FSK from 9.8 to 250 kbps.  X X X  X X  X X   
(COM036) Verify the Transceiver modulates signals using GFSK from 9.8 to 250 kbps.  X X X  X X  X X   
(COM037) Verify the Transceiver modulates signals using MSK from 9.8 to 250 kbps.  X X X  X X  X X   
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Phase 
Transceiver Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(COM038) Verify the Transceiver modulates signals using OQPSK from 9.8 to 250 
kbps.  X X X  X X  X X 
  
(COM039) Verify the Transceiver modulates signals using BPSK from 19.2 to 600 
kbps.  X X X  X X  X X 
  
(COM040) Verify the Transceiver operates in the 400 to 470 MHz band.  X X X  X X  X X   
(COM041) Verify the Transceiver operates in the 800 to 940 MHz band.  X X X  X X  X X   
(COM042) Verify the Transceiver initializes an audible beacon to transmit telemetry 
signals.  X  X  X X    
  
(COM043) Verify the Transceiver enters the receive state upon power initialization.  X X X  X X  X X   
(COM044) Verify the Transceiver enters the transmission state after System Board 
digital command.  X X X  X X  X X 
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8.3.6 Communication Subsystem Test Requirements 
Phase 
Comm Subsystem Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(COM045) Verify for a one (1) RF inhibiter system the power output is no greater than 
1.5W.  X  X 
 
 X      
(COM046) Verify the Comm Subsystem receives telemetry from the System Board and 
transmits it to an external source.  X  X 
 
 X      
(COM047) Verify the Comm Subsystem receives telemetry from an external source 
and transmits it to the System Board.  X  X 
 
 X      
(COM048) Verify the Comm Subsystem receives a transmitter shutdown command 
from an external source.  X  X 
 
 X      
(COM049) Verify the Comm Subsystem maintains a minimum of 45 minute separation 
between deployment switch activation and first RF transmission.  X  X 
 
 X      
(COM050) Verify the Comm Subsystem can transmit telemetry in the allotted ground 
station communication window.  X  X 
 
 X      
(COM051) Verify the Comm Subsystem can receive and process telemetry in the 
allotted ground station communication window.  X  X   X      
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8.4 Electrical Power Distribution Subsystem (EPDS) Test Requirements 
The EPDS generates and supplies power to the SV.  The subsystem comprises of solar arrays for 
power generation, batteries to supply power to the SV through the System Board and a 
monitoring system for health and status. 
While regulators exist as a component within multiple subsystems, their main function is to 
regulate the supplied power and distribute it to components.  Therefore, they are grouped under 
EPDS instead of the individual subsystem they regulate. 
Table A6 lists the EPDS capabilities being tested. 
Table A6:  EPDS Test Summary 
Section Section Title Capability Being Tested 
8.4.1 Battery Verify power is supplied 
Verify signal transmission  
Power storage capability 
8.4.2 Power Monitoring Unit Verify battery charge control 
Verify cell balance functionality 
8.4.3 Power Regulator Verify power is supplied 
Verify signal transmission 
Verify fault activation 
8.4.4 Solar Array Panel Verify power generation 
Verify power supply 
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8.4.1 Battery Test Requirements 
Phase 
Battery Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS001) Verify Battery 1can be charged via GSE connected through an external 
interface connection.  X  X   X  X X  X 
(EPS002) Verify Battery 1 can be discharged via GSE connected through an external 
interface connection.  X  X   X  X X  X 
(EPS003) Verify Battery 2 can be charged via GSE connected through an external 
interface connection.  X  X   X  X X  X 
(EPS004) Verify Battery 2 can be discharged via GSE connected through an external 
interface connection.  X  X   X  X X  X 
(EPS005) Verify Battery 1 voltage telemetry indicates the proper values.  X X X  X X  X X   
(EPS006) Verify Battery 1 voltage telemetry indicates the proper value at the GSE.  X  X   X  X X  X 
(EPS007) Verify Battery 2 voltage telemetry indicates the proper values.  X X X  X X  X X   
(EPS008) Verify Battery 2 voltage telemetry indicates the proper value at the GSE.  X  X   X  X X  X 
(EPS009) Verify Battery 1 completes a full charge and discharge cycle.    X   X  X X   
(EPS010) Verify Battery 2 completes a full charge and discharge cycle.    X   X  X X   
(EPS011) Verify Battery 1 telemetry indicates the proper level over a complete charge 
and discharge cycle.  X  X  X X  X X   
 A63 
 
Phase 
Battery Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS012) Verify Battery 1 telemetry indicates the proper level at the GSE over a 
complete charge and discharge cycle.  X  X  X X  X X  X 
(EPS013) Verify Battery 2 telemetry indicates the proper level over a complete charge 
and discharge cycle.  X  X  X X  X X   
(EPS014) Verify Battery 2 telemetry indicates the proper level at the GSE over a 
complete charge and discharge cycle.  X  X  X X  X X  X 
(EPS015) Verify the isolation between the Battery 1 output and battery case is zero (0) 
ohms. X            
(EPS016) Verify the isolation between the Battery 2 output and battery case is zero (0) 
ohms. X            
(EPS017) Verify the voltage difference between the Battery 1output and battery case is 
zero (0) volts. X            
(EPS018) Verify the voltage difference between the Battery 2 output and battery case is 
zero (0) volts. X            
 
 
8.4.2 Power Monitoring Test Requirements 
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Phase 
Power Monitoring Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS019) Verify the Battery 1 temperature sensors indicate the proper levels on 
telemetry.  X  X  X X  X X   
(EPS020) Verify the Battery 2 temperature sensors indicate the proper levels on 
telemetry.  X  X  X X  X X   
(EPS021) Verify the generated solar power received from the –Y Solar Panel is 
distributed to Battery 1.  X X X   X      
(EPS022) Verify the generated solar power received from the +Y Solar Panel is 
distributed to Battery 1.  X X X   X      
(EPS023) Verify the generated solar power received from the –X Solar Panel is 
distributed to Battery 1.  X X X   X      
(EPS024) Verify the generated solar power received from the +X Solar Panel is 
distributed to Battery 1.  X X X   X      
(EPS025) Verify the generated solar power received from the –Z Solar Panel is 
distributed to Battery 1.  X X X   X      
(EPS026) Verify the generated solar power received from the +Z Solar Panel is 
distributed to Battery 1.  X X X   X      
(EPS027) Verify the generated solar power received from the –Y Solar Panel is 
distributed to Battery 2.  X X X   X      
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Phase 
Power Monitoring Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS028) Verify the generated solar power received from the +Y Solar Panel is 
distributed to Battery 2.  X X X   X      
(EPS029) Verify the generated solar power received from the –X Solar Panel is 
distributed to Battery 2.  X X X   X      
(EPS030) Verify the generated solar power received from the +X Solar Panel is 
distributed to Battery 2.  X X X   X      
(EPS031) Verify the generated solar power received from the –Z Solar Panel is 
distributed to Battery 2.  X X X   X      
(EPS032) Verify the generated solar power received from the +Z Solar Panel is 
distributed to Battery 2.  X X X   X      
(EPS033) Verify via telemetry the Battery Monitor Short Circuit Protection Electronics 
initiates a system hard reboot after detecting a short circuit condition. X            
(EPS034) Verify via telemetry the Battery Undervoltage Detector initiates a system 
hard reboot after detecting an under-voltage condition. X            
(EPS035) Verify the System Board supplies power to the –Y Side Panel Power Sensor.  X X X  X X      
(EPS036) Verify the System Board supplies power to the +Y Side Panel Power Sensor.  X X X  X X      
(EPS037) Verify the System Board supplies power to the –X Side Panel Power Sensor.  X X X  X X      
(EPS038) Verify the System Board supplies power to the +X Side Panel Power Sensor.  X X X  X X      
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Phase 
Power Monitoring Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS039) Verify the System Board supplies power to the –Z Side Panel Power Sensor.  X X X  X X      
(EPS040) Verify the System Board supplies power to the +Z Side Panel Power Sensor.  X X X  X X      
(EPS041) Verify the System Board supplies power to System Board Power Sensor.  X X X  X X      
(EPS042) Verify the –Y Side Panel Power Sensor indicate the proper telemetry values 
when power is applied.  X X X  X X      
(EPS043) Verify the +Y Side Panel Power Sensor indicate the proper telemetry values 
when power is applied.  X X X  X X      
(EPS044) Verify the –X Side Panel Power Sensor indicate the proper telemetry values 
when power is applied.  X X X  X X      
(EPS045) Verify the +X Side Panel Power Sensor indicate the proper telemetry values 
when power is applied.  X X X  X X      
(EPS046) Verify the –Z Side Panel Power Sensor indicate the proper telemetry values 
when power is applied.  X X X  X X      
(EPS047) Verify the +Z Side Panel Power Sensor indicate the proper telemetry values 
when power is applied.  X X X  X X      
(EPS048) Verify the System Board Power Sensor indicate the proper telemetry values 
when power is applied.  X X X  X X      
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Phase 
Power Monitoring Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS049) Verify the –Y Side Panel Power Sensor transmits telemetry after System 
Board digital sample command  X X X  X X      
(EPS050) Verify the +Y Side Panel Power Sensor transmits telemetry after System 
Board digital sample command  X X X  X X      
(EPS051) Verify the –X Side Panel Power Sensor transmits telemetry after System 
Board digital sample command  X X X  X X      
(EPS052) Verify the +X Side Panel Power Sensor transmits telemetry after System 
Board digital sample command  X X X  X X      
(EPS053) Verify the –Z Side Panel Power Sensor transmits telemetry after System 
Board digital sample command  X X X  X X      
(EPS054) Verify the +Z Side Panel Power Sensor transmits telemetry after System 
Board digital sample command  X X X  X X      
(EPS055) Verify the System Board Power Sensor transmits telemetry after System 
Board digital sample command  X X X  X X      
 
 
8.4.3 Power Regulator Test Requirements 
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Phase 
Power Regulator Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS056) Verify the System Board supplies power to the 1.0V Regulator.  X X X  X X  X X   
(EPS057) Verify the 1.0V Regulator is enabled after System Board digital command. X X  X   X      
(EPS058) Verify the 1.0V Regulator is disabled after System Board digital command. X X  X   X      
(EPS059) Verify via telemetry the 1.0V Regulator input and output power indicates the 
proper levels.  X  X  X X  X X   
(EPS060) Verify the 1.0V Regulator disables power after detecting a short circuit 
condition. X            
(EPS061) Verify the 1.0V Regulator disables power after detecting an over-temperature 
condition. X            
(EPS062) Verify the 1.0V Regulator enables power after the fault condition is cleared. X            
(EPS063) Verify the System Board supplies power to the 3.3V Payload Regulator.  X X X  X X  X X   
(EPS064) Verify the 3.3V Payload Regulator is enabled after System Board digital 
command. X X  X   X      
(EPS065) Verify the 3.3V Payload Regulator is disabled after System Board digital 
command. X X  X   X      
(EPS066) Verify via telemetry the 3.3V Payload Regulator input and output power 
indicates the proper levels.  X  X  X X  X X   
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Phase 
Power Regulator Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS067) Verify the 3.3V Payload Regulator disables power after detecting a short 
circuit condition. X            
(EPS068) Verify the 3.3V Payload Regulator disables power after detecting an over-
temperature condition. X            
(EPS069) Verify the 3.3V Payload Regulator enables power after the fault condition is 
cleared. X            
(EPS070) Verify the System Board supplies power to the 5.0V Payload Regulator.  X X X  X X  X X   
(EPS071) Verify the 5.0V Payload Regulator is enabled after System Board digital 
command. X X  X   X      
(EPS072) Verify the 5.0V Payload Regulator is disabled after System Board digital 
command. X X  X   X      
(EPS073) Verify via telemetry the 5.0V Payload Regulator input and output power 
indicates the proper levels.  X  X  X X  X X   
(EPS074) Verify the 5.0V Payload Regulator disables power after detecting a short 
circuit condition. X            
(EPS075) Verify the 5.0V Payload Regulator disables power after detecting an over-
temperature condition. X            
(EPS076) Verify the 5.0V Payload Regulator enables power after the fault condition is 
cleared. X            
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Phase 
Power Regulator Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS077) Verify the System Board supplies power to the 1.8 to 5.5V Regulator 1.  X X X  X X  X X   
(EPS078) Verify the 1.8 to 5.5V Regulator 1 is enabled after System Board digital 
command. X X  X   X      
(EPS079) Verify the 1.8 to 5.5V Regulator 1 is disabled after System Board digital 
command. X X  X   X      
(EPS080) Verify via telemetry the 1.8 to 5.5V Regulator 1 input and output power 
indicates the proper levels.  X  X  X X  X X   
(EPS081) Verify the 1.8 to 5.5V Regulator 1 disables power after detecting a short 
circuit condition. X            
(EPS082) Verify the 1.8 to 5.5V Regulator 1 disables power after detecting an over-
temperature condition. X            
(EPS083) Verify the 1.8 to 5.5V Regulator 1 enables power after the fault condition is 
cleared. X            
(EPS084) Verify the System Board supplies power to the 1.8 to 5.5V Regulator 2.  X X X  X X  X X   
(EPS085) Verify the 1.8 to 5.5V Regulator 2 is enabled after System Board digital 
command. X X  X   X      
(EPS086) Verify the 1.8 to 5.5V Regulator 2 is disabled after System Board digital 
command. X X  X   X      
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Phase 
Power Regulator Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS087) Verify via telemetry the 1.8 to 5.5V Regulator 2 input and output power 
indicates the proper levels.  X  X  X X  X X   
(EPS088) Verify the 1.8 to 5.5V Regulator 2 disables power after detecting a short 
circuit condition. X            
(EPS089) Verify the 1.8 to 5.5V Regulator 2 disables power after detecting an over-
temperature condition. X            
(EPS090) Verify the 1.8 to 5.5V Regulator 2 enables power after the fault condition is 
cleared. X            
(EPS091) Verify the System Board supplies power to the Processor Regulator.  X X X  X X  X X   
(EPS092) Verify via telemetry the Processor Regulator input and output power 
indicates the proper levels.  X  X  X X  X X   
(EPS093) Verify the Processor Regulator initiates a system hard reboot after detecting 
an over-temperature condition. X            
(EPS094) Verify the System Board supplies power to the Flash Memory Regulators.  X X X  X X  X X   
(EPS095) Verify via telemetry the Flash Memory Regulator input and output power 
indicates the proper levels.  X  X  X X  X X   
(EPS096) Verify the Flash Memory Regulator initiates a system hard reboot after 
detecting an over-temperature condition. X            
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Phase 
Power Regulator Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS097) Verify the System Board supplies power to the SDRAM Regulators.  X X X  X X  X X   
(EPS098) Verify via telemetry the SDRAM Regulator input and output power indicates 
the proper levels.  X  X  X X  X X   
(EPS099) Verify the SDRAM Regulator initiates a system hard reboot after detecting 
an over-temperature condition. X            
(EPS100) Verify the System Board supplies power to the 3.3V Memory Regulators.  X X X  X X  X X   
(EPS101) Verify via telemetry the 3.3V Memory Regulator input and output power 
indicates the proper levels.  X  X  X X  X X   
(EPS102) Verify the 3.3V Memory Regulator initiates a system hard reboot after 
detecting an over-temperature condition. X            
 
 
 
 
8.4.4 Solar Array Panel Test Requirements 
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Phase 
Solar Array Panel Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(EPS103) Verify via telemetry the –Y Solar Panel responds to light and properly 
supplies power to the System Board. X X  X   X      
(EPS104) Verify via telemetry the +Y Solar Panel responds to light and properly 
supplies power to the System Board. X X  X   X      
(EPS105) Verify via telemetry the –X Solar Panel responds to light and properly 
supplies power to the System Board. X X  X   X      
(EPS106) Verify via telemetry the +X Solar Panel responds to light and properly 
supplies power to the System Board. X X  X   X      
(EPS107) Verify via telemetry the –Z Solar Panel responds to light and properly 
supplies power to the System Board. X X  X   X      
(EPS108) Verify via telemetry the +Z Solar Panel responds to light and properly 
supplies power to the System Board. X X  X   X      
 
 A74 
 
8.5 Payload Subsystem Test Requirements 
Each pico-satellite Payload is unique in its mission, function and requirements.  Many Payloads 
are emerging technologies and prototypes designed to demonstrate theories or space applicability.  
Therefore, specific requirements are dependent on the Payload architecture and capabilities.  
However, each Payload must receive and perform specific functions to interfaces with defined 
components which are documented in this section. 
Table A7 lists the Payload Subsystem capabilities being tested. 
 
Table A7:  Payload Subsystem Test Summary 
Section Section Title Capability Being Tested 
8.5.1 Payload Verify power is supplied 
Verify signal transmission 
Verify state entrance 
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8.5.1 Payload Test Requirements 
Phase 
Payload Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(PSS001) Verify the System Board supplies power to the Payload.  X X X  X X  X X   
(PSS002) Verify via telemetry the System Board capability to enable Payload power.  X  X  X X  X X   
(PSS003) Verify via telemetry the System Board capability to disable the Payload 
power.  X  X  X X  X X   
(PSS004) Verify the Payload standby state is initiated via digital command from the 
System Board.  X  X  X X  X X   
(PSS005) Verify the Payload nominal state is initiated via digital command from the 
System Board.  X  X  X X  X X   
(PSS006) Verify the Payload provides telemetry after System Board digital sample 
command or initiation.  X X X  X X  X X   
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8.6 Propulsion Subsystem Test Requirements 
Based on the current pico-satellite requirements as defined in the CRD and CDS, pyrotechnic 
capabilities are not permitted.  Therefore, the pico-satellite will not have fuel, oxidizer, tanks, 
plumbing, or thrusters to test.  There are no propulsion subsystem test requirements. 
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8.7 Structural & Thermal Subsystem Test Requirements 
The Structural & Thermal Subsystem consists of the structural components, mechanisms, 
monitoring sensors, and thermal energy isolation and/or transfer devices.  Pico-satellite SV’s are 
assumed to be constantly tumbling during the orbit.  Therefore, there is no active thermal control 
system with the assumption one side is never continually pointing at the sun or deep space.  
However, there are temperature sensors for critical components.  Once the temperature sensor 
breaches a designated limit, the component is turned off until the temperature returns to within its 
limits. 
Structural testing includes shock, random and sinusoidal vibration and structural qualification 
testing.  These are typically verified in the acoustic test phase.  For these tests, LSP-REQ-317.01 
provides the requirements.  However, if a different launch provider is used, their environmental 
requirements document should be substituted. 
Pico-satellite architectures vary drastically between manufacturer and satellite generation as do 
their mission.  As such, the quantity of deployable mechanisms ranges from a simple antenna to 
full solar array systems or sensor suites.  Therefore, the deployment requirements have been 
placed in this section instead of their associated subsystem. 
Table A8 lists the Structural & Thermal Subsystem capabilities being tested.  
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Table A8:  Structures & Thermal Subsystem Test Summary 
Section Section Title Capability Being Tested 
8.7.1 Structural Structural loading in the three primary axes. 
Deployment and proper alignment of 
mechanisms. 
8.7.2 Thermal Control Thermal Vacuum environmental testing 
Verify power is supplied 
Verify signal transmission 
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8.7.1 Structural Test Requirements 
Phase 
Structural Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(STR001) Verify the SV withstands without degradation of system capabilities the 
structural environmental conditions specified in Table 2 of LSP-REQ-317.01.     X        
(STR002) Verify the SV withstands without degradation of system capabilities the 
structural environmental conditions specified in Table 1 of LSP-REQ-317.01.     X        
(STR003) Verify the launch ready single SV does not exceed 1.33 kg mass.       X      
(STR004) Verify the launch ready triple SV does not exceed 4.0 kg mass.       X      
(STR005) Verify the launch ready SV center of gravity is located within a sphere of 2 
cm from its geometric center.       X      
(STR006) Verify the separation springs provide the minimum initial and final end force 
of 0.5 lbs. and 1.5 lbs. respectively, as defined in Table 1 of the CDS. X            
(STR007) Verify the separation springs provide the minimum throw length 0.05 inches 
above the standoff surface, as defined in Table 1 of the CDS. X            
(STR008) Verify the structural rails do not have a surface roughness greater than 1.6 
µm, as defined in the CDS. X            
(STR009) Verify all mechanisms deploy a minimum of 30 minutes after the 
deployment switch is activated from the PPOD ejection.  X  X    X     
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Phase 
Structural Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(STR010) Verify all deployable mechanism deploy from the stowed position and lock 
into the operational position.  X  X    X     
 
8.7.2 Thermal Control Subsystem Test Requirements 
Phase 
Thermal Control Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(TCS001) Verify the SV withstands without degradation of system capabilities the 
TVAC environmental conditions specified in Table 1 of LSP-REQ-317.01.      X       
(TCS002) Verify the System Board supplies power to the –Y Side Panel Temperature 
Sensor.  X X X  X X      
(TCS003) Verify the System Board supplies power to the +Y Side Panel Temperature 
Sensor.  X X X  X X      
(TCS004) Verify the System Board supplies power to the –X Side Panel Temperature 
Sensor.  X X X  X X      
(TCS005) Verify the System Board supplies power to the +X Side Panel Temperature 
Sensor.  X X X  X X      
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Phase 
Thermal Control Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(TCS006) Verify the System Board supplies power to the –Z Side Panel Temperature 
Sensor.  X X X  X X      
(TCS007) Verify the System Board supplies power to the +Z Side Panel Temperature 
Sensor.  X X X  X X      
(TCS008) Verify the System Board supplies power to the Comm Subsystem 
Temperature Sensor.  X X X  X X      
(TCS009) Verify the System Board supplies power to the System Board Temperature 
Sensor.  X X X  X X      
(TCS010) Verify the –Y Side Panel Temperature Sensor indicate the proper telemetry 
values when power is applied.  X X X  X X      
(TCS011) Verify the +Y Side Panel Temperature Sensor indicate the proper telemetry 
values when power is applied.  X X X  X X      
(TCS012) Verify the –X Side Panel Temperature Sensor indicate the proper telemetry 
values when power is applied.  X X X  X X      
(TCS013) Verify the +X Side Panel Temperature Sensor indicate the proper telemetry 
values when power is applied.  X X X  X X      
(TCS014) Verify the –Z Side Panel Temperature Sensor indicate the proper telemetry 
values when power is applied.  X X X  X X      
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Phase 
Thermal Control Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(TCS015) Verify the +Z Side Panel Temperature Sensor indicate the proper telemetry 
values when power is applied.  X X X  X X      
(TCS016) Verify the Comm Subsystem Temperature Sensor indicate the proper 
telemetry values when power is applied.  X X X  X X      
(TCS017) Verify the System Board Temperature Sensor indicate the proper telemetry 
values when power is applied.  X X X  X X      
(TCS018) Verify the –Y Side Panel Temperature Sensor transmits telemetry upon 
System Board digital command.  X X X  X X      
(TCS019) Verify the +Y Side Panel Temperature Sensor transmits telemetry upon 
System Board digital command.  X X X  X X      
(TCS020) Verify the –X Side Panel Temperature Sensor transmits telemetry upon 
System Board digital command.  X X X  X X      
(TCS021) Verify the +X Side Panel Temperature Sensor transmits telemetry upon 
System Board digital command.  X X X  X X      
(TCS022) Verify the –Z Side Panel Temperature Sensor transmits telemetry upon 
System Board digital command.  X X X  X X      
(TCS023) Verify the +Z Side Panel Temperature Sensor transmits telemetry upon 
System Board digital command.  X X X  X X      
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Phase 
Thermal Control Subsystem Test Requirement 
1 2 3 4 5 6 7 8 9 10 11 12 
(TCS024) Verify the Comm Subsystem Temperature Sensor transmits telemetry upon 
System Board digital command.  X X X  X X      
(TCS025) Verify the System Board Temperature Sensor transmits telemetry upon 
System Board digital command.  X X X  X X      
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9 Requirement Verification Documentation 
After performing and successfully verifying all system test requirements in the appropriate test 
phases the evidence must be compiled for record.  The test report evidence should include all 
documentation used to perform test, REQIDs verified, any recorded data, test discrepancies or 
failures with their dispositions, test configuration drawings, and any other pertinent information 
which could be used to communicate the test program and test requirement verification process. 
